

## DETAILED ACTION

### *Drawings*

The drawings were received on 10/07/2009. These drawings are disapproved. The Drawing submitted by the Applicant in response to the Drawing objection is not legible, and hard to identify the elements shown to decide all the elements are previously disclosed or new matter.

1. The drawings (submitted 9/07/2006) are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the feature, through plated holes (30) embodied as via-hole 36), wherein the via-hole are electrically conductive sleeves which are filled with highly conductive metal must be shown or the feature(s) canceled from the claim(s). Elements 30 is identified as through hole 30 in Figure 2, and element 36 is pointed toward element 30, but no different element or structure is shown, or no sleeves or conductive material filling the sleeves are shown, and how the conducting sleeves and conductive material are arranged to make the recited connections. No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate

changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

***Specification***

2. The disclosure is objected to because of the following informalities: Drawing submitted on 10/07/2009 has a new Figure (Figure 5) is not discussed in the Specification. At a minimum, Figure/s needs to be mentioned in the brief description of the Figures and also needs to be discussed in the detailed description. Appropriate correction is required.

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-3, 5, 7-8, and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeDaran et al. (US 2003/0048029) in view of Anthony (US 2003/0231451), and Mizumoto et al. (US 5,883,335). Regarding Claim 1, DeDaran

discloses an interference suppressor (see Figures 1, 3-5) for suppressing high-frequency interference emissions of a direct current motor 34 that is drivable in a plurality of stages and/or directions, having a plurality of capacitors 82, 84 (Figure 5) located on a first side (top side) of a printed circuit board 10 (Figure 1), 73 (Figure 4) and having a plurality of first conductor tracks 58, located on the first side of the printed circuit board, for putting the various capacitors into contact with a ground terminal 60, and having a first terminal (see terminal in Figure 5 to which one terminal of 82, and top terminal 74 of 72, and 16 are connected) and at least one second terminal (see terminal in Figure 5 to which one terminal of 84, and bottom terminal 76 of 72, and 18 are connected) for the individual stages of the direct current motor, the first terminal and the at least one second terminal being put into contact with a first connection line 38 for the first stage and at least one further connection line 40 for the at least one second stage of the direct current motor.

DeDaran does not specifically disclose that a ground face is located on a further side, diametrically opposite the first side, of the printed circuit board, and the first connection line and the at least one further connection line are fed through in insulated fashion relative to the ground face, and that the ground face is electrically connected via through-plated holes or via-holes.

Anthony discloses an interference suppressor 10 (see Figures) having plurality of capacitors 30, 32 arranged on a printed circuit board with metallized ground face 14 and with insulating apertures 18 for connection lines 12 to be fed through in an insulative fashion to the ground face (see Paragraphs 24, 76, 93). Anthony also teaches that the

capacitor electrode bands 2028 of the capacitive filter 2012 are connected to the connectors 2024 through-hole plating 2020 and conductive pads embodied as via holes with conductive epoxy filling the hole, and one of the connector is connected to ground (see Figures 9D, 12, Paragraphs 106, 107, 109). Anthony does not specifically disclose the ground surface 2016 and terminal connection.

Mizumoto discloses an electrical connection structure for electrically connecting a chip on a mounting surface of a printed circuit board, having a mounting surface and back surface (Abstract) with power supply, signal and ground lines built on the surface, and having a through-hole 5 or 50 (Figure 5) and via hole 28, 29 (Figures 7-9) to connect the lines of the mounting surface with that of the back surface.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the surge suppressor of DeDaran with a ground face, and connect the ground face to the ground terminals with via holes, because Anthony teaches the use of through-plated holes embodied as via holes and metallized ground surface to provide a significantly large ground plane which helps with attenuation of radiated electromagnetic emissions and provides a greater surface area in which to dissipate over voltages and surges (see Anthony, Paragraph 75), and Mizumoto teaches through-hole and via hole for connecting lines on the mounting surface of a chip to the lines on the opposite surface and that via holes can be used to increase degree of freedom of the wiring between the two surfaces and/or between layers of the PCB (see Mizumoto, Column 1, line 1).

Regarding Claim 2, DeDaran discloses that at least one peak limiting devices/varistor and/or at least one capacitor 72 is located on the first side of the printed circuit board and is connected to the first terminal and the at least one further terminal, respectively, via second conductor tracks (see Paragraph 71).

Regarding Claim 3, DeDaran discloses that that the conductor tracks are located on the first side of the printed circuit board symmetrically about an axis of the printed circuit board (see Figures 1, 4). Regarding Claim 6, Anthony discloses that the through-plated holes are embodied as via-holes (thru-hole plating 2020 of apertures 2018 recited in Paragraph 109).

Regarding Claim 5, DeDaran discloses that the capacitors are embodied as SMD ceramic capacitors (Paragraph 57).

Regarding Claims 7-8, Anthony discloses a shielding housing (see enclosure or grounded chassis recited in Paragraph 76), surrounding the interference suppressor, which housing is connected electrically conductively to the ground face, and that the first connection line and the at least one second connection line are fed through the shielding housing (see Figure 1A).

Regarding Claim 12, DeDaran discloses that the capacitors and/or the at least one varistor and/or the at least one capacitor is contacted by way of radial or axial connection wires extended to the outside.

5. Claims 9-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over DeDaran et al. (US 2003/0048029) in view of Anthony (US 2003/0231451), Mizumoto et al. (US 5,883,335) and Migne (FR 2 783 369). Regarding Claim 9-10, DeDaran and

Anthony do not specifically disclose that the shielding housing is connected electrically conductively to a motor housing of the direct current motor, via a plurality of contact points. Migne discloses a surge suppressor circuit on a printed circuit board for a DC motor, which is electrically conductively connected to a motor housing of the DC motor (see Abstract, Figures 1-4). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the combination of DeDaran, Mizumoto, and Anthony, and to have the shielding housing/carrier connection in a motor housing to reduce noise and spikes, because Magne teaches the use of such a connection in a DC motor.

6. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over DeDaran et al. (US 2003/0048029) in view of Anthony (US 2003/0231451), Mizumoto et al. (US 5,883,335), and Honl et al. (US 5,299,088). Regarding Claim 11, DeDaran and Anthony do not disclose that at defined points, the conductor tracks have tapered portions for a short-circuit guard. Honl discloses a protective circuit wherein conductor tracks 63, 65 have tapered portions 70, 71 for short circuit protection (see Figure 7, Column 7, lines 45-50). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the combination of DeDaran, Mizumoto, and Anthony, and to provide tapered or narrow portions on the conductive tracks for short circuit protection as taught by Honl, because tapered portions in the conductive tracks provide short circuit protection by forming fuse regions between the tracks and ground (see Honl, Column 7, lines 45-50).

***Response to Arguments***

7. Applicant's arguments filed 10/07/2009 have been fully considered.

Regarding Anthony reference, the Applicant argues that since the reference the reference discloses only very small common mode filters which are built as surface mount devices, there would be no need for a very low impedance and interference free connection.

Examiner respectfully disagrees. In Paragraph 65, Anthony teaches the need for interference free connection in various applications, and in Paragraph 69, teaches the need to provide a low impedance connection, "to reduce, minimize, or suppress noise it is necessary to provide a low impedance path to ground while simultaneously shortening the overall noise current loop." It is also noted that the device of the instant application (see Claim 5) is built as surface mount device.

Examiner further notes that in Paragraph 93, Anthony references teaches "various conductive electrodes and common conductive plates, chassis and board noise blocking capacitors are formed by the interaction of common ground conductive plates 112 and blocking electrodes 682 and 684. For instance, chassis is connected to the electrical conductors 1 and 7, both of which are electrically connected through coupling apertures 120.." See also Paragraphs 24, 76, 109 of Anthony. The thru-hole plating 2020 allows conductors 2034 and conductive pads 2024 adhering to the thru-hole plating, and at least one of the conductors or conductive electrodes 2034 has connection to ground surface to dissipates interferences or over voltages (see also reciting of Paragraph 93 above).

***Conclusion***

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Mizumoto et al. (US 5, 883, 335) discloses printed circuit board with via-holes for wiring connections. Schmiederer et al. (US 2004/0114297) teaches a device for suppressing the radio interference of an electric commutator.
9. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lucy Thomas whose telephone number is 571-272-6002. The examiner can normally be reached on Monday - Friday 8:00 AM - 4:30 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fureman Jared can be reached on 571-272-2391. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.



Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Lucy Thomas/  
Examiner, Art Unit 2836, 1/05/2010

/Fritz M Fleming/  
Primary Examiner, Art Unit 2836